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ABSTRACT 
 
 
 
Design and Implementation of Low Power Multistage Amplifiers and High Frequency  
Distributed Amplifiers. 
(August 2004) 
Chinmaya Mishra, B.E. (Hons.), Birla Institute of Technology and Science, Pilani, India 
Chair of Advisory Committee: Dr. Edgar Sánchez-Sinencio 
 
 
 
The advancement in integrated circuit (IC) technology has resulted in scaling 
down of device sizes and supply voltages without proportionally scaling down the 
threshold voltage of the MOS transistor. This, coupled with the increasing demand for 
low power, portable, battery-operated electronic devices, like mobile phones, and 
laptops provides the impetus for further research towards achieving higher integration on 
chip and low power consumption. High gain, wide bandwidth amplifiers driving large 
capacitive loads serve as error amplifiers in low-voltage low drop out regulators in 
portable devices. This demands low power, low area, and frequency-compensated 
multistage amplifiers capable of driving large capacitive loads. The first part of the 
research proposes two power and area efficient frequency compensation schemes: Single 
Miller Capacitor Compensation (SMC) and Single Miller Capacitor Feedforward 
Compensation (SMFFC), for multistage amplifiers driving large capacitive loads. The 
designs have been implemented in a 0.5µm CMOS process. Experimental results show 
   iv 
  
 
that the SMC and SMFFC amplifiers achieve gain-bandwidth products of 4.6MHz and 
9MHz, respectively, when driving a load of 25KΩ/120pF. Each amplifier operates from 
a ±1V supply, dissipates less than 0.42mW of power and occupies less than 0.02mm2 of 
silicon area. 
The inception of the latest IEEE standard like IEEE 802.16 wireless metropolitan 
area network (WMAN) for 10 - 66 GHz range demands wide band amplifiers operating 
at high frequencies to serve as front-end circuits (e.g. low noise amplifier) in such 
receiver architectures. Devices used in cascade (multistage amplifiers) can be used to 
increase the gain but it is achieved at an expense of bandwidth. Distributing the 
capacitance associated with the input and the output of the device over a ladder structure 
(which is periodic), rather than considering it to be lumped can achieve an extension of 
bandwidth without sacrificing gain. This concept which is also known as distributed 
amplification has been explored in the second part of the research. This work proposes 
certain guidelines for the design of distributed low noise amplifiers operating at very 
high frequencies. Noise analysis of the distributed amplifier with real transmission lines 
is introduced. The analysis for gain and noise figure is verified with simulation results 
from a 5-stage distributed amplifier implemented in a 0.18µm CMOS process. 
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CHAPTER I 
INTRODUCTION 
1. INTRODUCTION 
The design of high gain and wide bandwidth amplifiers using single stage 
cascode or telescopic amplifiers becomes increasingly difficult with the scaling of device 
sizes due to less voltage swings and output impedance degradation in sub-micron 
technologies, forcing designers to take recourse to multistage topologies. Multistage 
amplifiers are based on cascading of gain stages horizontally to improve the gain while 
operating in low voltage conditions [1]. But because of their multiple-pole nature, these 
amplifiers suffer from closed loop stability problems. Hence phase compensation 
techniques become very essential to stabilize these amplifiers. Towards this end there 
has been quite a number of compensation schemes [2-11] reported to improve stability, 
frequency and transient responses of the multistage amplifiers. 
High gain, wide bandwidth amplifiers driving large capacitive loads and 
requiring low power serve as the error amplifier in a linear regulator [6] where large 
capacitors in the order of nano or micro Farads form the load. The main bottleneck of 
such amplifiers is that the pole at the output is pulled inside (very close to the dominant 
pole) which greatly limits the bandwidth and makes the compensation of the amplifier 
difficult under low power and low area constraint. Compensation using capacitors or 
using feedforward paths are the two most commonly used frequency compensation  
_____________ 
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techniques in multistage amplifiers. Most of the techniques reported for multistage 
amplifiers driving large capacitive loads invariably use two capacitors for compensation, 
which greatly contributes, to the circuit area. Especially when loads are large these 
compensation capacitors also increase in size further increasing the area. Some of the 
implementations use active capacitors to reduce the size of the physical capacitor 
thereby reducing the silicon area [10-11]. The gain bandwidth product (GBW) of these 
amplifiers is still limited and hence demands robust frequency compensation schemes, 
which can improve the GBW without sacrificing in power or area.  
Two low power, efficient three stage amplifier topologies are presented in this 
work: Single Miller Capacitor Compensation (SMC) and Single Miller Capacitor 
Feedforward Compensation (SMFFC). The use of a single Miller capacitor for 
compensation in three stage amplifiers is explored. Experimental results show that the 
SMC and SMFFC amplifiers achieve gain-bandwidth products of 4.6MHz and 9MHz, 
respectively, when driving a load of 25KΩ/120pF. Each amplifier operates from a ±1V 
supply, dissipates less than 0.42mW of power and occupies less than 0.02mm2 of silicon 
area [12]. 
At very high frequencies i.e. GHz range, multistage amplifiers are not suitable 
because of the difficulty involved in controlling too many poles and zeroes of the 
amplifiers. Devices used in cascade can be used to increase the gain but it is achieved at 
an expense of bandwidth, because the bandwidth of a multi stage amplifier is less than 
that of a single stage amplifier. The GBW of an amplifier is very much dependent on gm 
and C of the active device both of which are intrinsic parameters of the device, and are 
 3 
not easily alterable once the device is fabricated [13]. Although the ft (unity gain 
frequency) of the transistors are comparatively higher in submicron technologies, the 
circuits built with these transistors do not operate at such high frequencies, the reason 
being the parasitics associated at high frequencies. Using the concept of distributed 
amplification helps alleviate this problem by distributing the capacitance associated with 
the active device over a periodic ladder structure consisting of inductors and capacitors 
(which emulates a transmission line) and at the same time summing the signal outputs of 
various stages to maintain the gain. This type of circuit is called distributed because it 
uses multiple parallel signal paths and devices working in harmony to perform a desired 
task [14].  
Distributed circuits are very common in microwave implementations. Since 
distributed circuits aid in overcoming the frequency and power limitations of 
conventional circuits these circuits are currently being explored in CMOS technologies. 
Distributed amplifiers (DA) can serve as low noise front-ends in broadband wireless 
receivers operating at very high frequencies. There are very few implementations of DAs 
using real transmission lines in CMOS. CMOS being cost effective, the implementation 
of distributed amplifiers with transmission lines is explored and design considerations 
for the design of distributed amplifiers serving as low noise amplifiers are proposed in 
this work. 
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CHAPTER II 
FREQUENCY COMPENSATION IN MULTISTAGE AMPLIFIERS 
 
2.1. Background and Motivation 
Many phase compensation techniques for multistage amplifiers have been 
proposed in recent years. Table 2.1 summarizes the results of some of the techniques.  
Table 2.1. Summary of multistage amplifier topologies  
Parameter 
 
CL 
(pF) 
Gain 
(dB) 
GBW 
(MHz) 
SR+ 
(V/µS) 
Power 
(mw@Vdd) 
FOMS 
(MHz.pF/mW) 
FOML 
(V/µS.pF/mW) 
Technology 
NMC 
[2] 
100 100 60 20 76 @ 8 79 26 3 GHz ft 
BJT 
MNMC 
[2] 
100 100 100 35 76 @ 8 132 46 3 GHz ft 
BJT 
NGCC 
[3] 
20 100 0.61 2.5 0.68 @ 2 18 74 2 µm 
CMOS 
NMCFNR 
[4] 
100 >100 1.8 0.79 0.406 @ 2 443 195 0.8 µm 
CMOS 
ETC 
[5] 
40 102 47 69 6.9 @ 3 272 400 0.6 µm 
CMOS 
DFCFC 
[6], [7] 
100 >100 2.6 1.32 0.42 @ 2 619 314 0.8 µm 
CMOS 
NCFF 
[8] 
12 90 250 * 14 @ 2.5 214 * 0.5 µm 
CMOS 
PFC 
[9] 
130 >100 2.7 1 0.275 @ 1.5 1276 473 0.35 µm 
CMOS 
AFFC 
[10] 
120 >100 4.5 1.49 0.4 @ 2 1350 447 0.8 µm 
CMOS 
DLPC 
[11] 
120 >100 7 3.3 0.33 @ 1.5 2545 1200 0.6 µm 
CMOS 
+ Average value used   * Slew rate values were not reported 
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Next, a brief overview of the different phase compensation schemes so far 
reported in the literature is given. Nested Miller compensation (NMC) [2] is a well-
established pole splitting technique for phase compensation. But it has been shown [2] 
that it has a major drawback, i.e. bandwidth reduction when using large number of 
stages. Again the creation of a RHP zero by the Miller capacitor requires a large output 
conductance in the last stage, to ensure stability, making it unsuitable for low power 
applications. These drawbacks led to the multipath nested Miller compensation 
(MNMC) [2] which used a feedforward path to create a LHP zero for canceling the non 
dominant poles within the pass-band of the amplifier and thereby improving the 
bandwidth of the overall amplifier. To improve stability by removing the RHP zero in 
the NMC, phase compensation schemes like nested Gm-C compensation (NGCC) [3] 
and NMC with feedforward transconductance stage and nulling resistor (NMCFNR) [4] 
were reported. But the bandwidth improvement of these structures was not that 
significant while driving large capacitive loads. Hence to improve the bandwidth 
significantly the embedded tracking compensation (ETC) [5] and damping factor control 
frequency compensation (DFCFC) [6], [7] were developed with the idea of reducing the 
capacitive load at the output for higher bandwidth operation.  
All the above compensation techniques use Miller capacitor whose size depends 
on the size of the load capacitor and hence for higher loads the sizes of the Miller 
capacitors results in more area. Besides this, the above techniques use passive capacitive 
feedback networks, which limit the bandwidth of the amplifier for high frequency 
applications under low power operation. 
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The above topologies were followed by new approaches such as, the no capacitor 
feedforward technique (NCFF) [8] and the active feedback frequency compensation 
(AFFC) [10] technique. NCFF is based on pole zero cancellation technique at high 
frequencies resulting in higher bandwidth and higher settling time. But the pole zero 
cancellation is done by the high-speed feed forward paths, and hence more power 
consumption. Besides, NCFF also uses small load capacitors. The AFFC technique is a 
low power topology, which uses an active capacitor in place of a passive one, and hence 
a smaller capacitor size. Again, it uses a high-speed block with a feedforward path to 
enhance the bandwidth and the transient response of the amplifier.  
Another compensation technique known as positive feedback compensation 
technique (PFC) [9], removes the inner compensation capacitor reducing the loading of 
the output, to enhance the bandwidth. A modification to the AFFC topology results in 
what is known as dual loop parallel compensation technique (DLPC) [11]. It uses a 
damping factor control block instead of a Miller capacitor between the second and third 
stage thereby reducing the loading at the output. The comparison of bandwidth using 
different pole splitting techniques [11] shows that this topology has the largest 
bandwidth while driving a 120pF load and using very low power and area.  
 
2.2. Overview of Existing Multistage Amplifiers  
Before proposing the new topologies we briefly discuss some of the existing 
topologies which are considered to be viable candidates for large load applications. The 
discussion includes NMC, DFCFC, AFFC, PFC and DLPC amplifiers. The following 
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assumptions are made: (a) the gains of all the stages are much greater than 1 
(i.e. 1
2,1
>>





=ioi
mi
g
g
and 1>>





L
mL
g
g ), where mg  is the transconductance and og is the 
output conductance and Lg is the loading conductance, (b) the loading and compensation 
capacitors are much greater than the lumped output parasitic capacitance of each stage 
(i.e. CL and Cm >> Cp) and, (c) interstage coupling capacitances are negligible. 
 
2.2.1. Nested Miller Compensation  
+ --
Cm2
gm1 gm2 CL
Vo
gmL
Vin
Cm1
 
Fig. 2.1. Three stage NMC amplifier 
Fig. 2.1 shows the block diagram of a NMC amplifier. The transfer function [7] is given by  
 






++





≈
mLm
mL
m
m
m
m
NMCv
gg
CC
s
g
C
s
g
sC
A
2
22
2
2
1
1
)(
1
1
 
(2.1) 
 
The dc gain and GBW [7] are given by  
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Loo
mLmm
v ggg
gggA
21
21
=  
(2.2) 
 
1
1
m
m
C
gGBW =  
(2.3) 
Assuming that 1mmL gg >> and 2mg and the zeroes locate at higher frequencies, for a 
Butterworth unity feedback response the dimension conditions for the compensation 
capacitors are 
 
L
mL
m
m Cg
gC 





=
1
1 4  
(2.4) 
 
L
mL
m
m Cg
gC 





=
2
2 2  
(2.5) 
which result in large values for large load capacitors.  
p1
p2
p3
+jw
-jw
z1z2
 
Fig. 2.2. Pole-zero diagram for the NMC amplifier 
Fig 2.2 shows the pole-zero diagram after compensation. After compensation there is a 
dominant pole 1p and two non-dominant complex poles 2p and 3p  with a damping factor 
 9 
equal to
2
1
. Large load capacitors limit the GBW to a great extent as 1mC  also 
increases. The transconductance of the last stage mLg  in NMC needs to be very high as 
compared to 1mg and 2mg in order to ensure stability by avoiding the right half plane 
(RHP) zero due to the Miller capacitor at lower frequency. This implies higher power 
consumption. 
 
2.2.2. Damping-Factor-Control Frequency Compensation  
Fig. 2.3 shows the block diagram of the three stage DFCFC amplifier. The 
transfer function [6] is given by  
 








+
+
+
+





+
−
+
−
+
≈
422
22
422
4
1
1
422
122
422
4122
)(
1
1
mmfmLm
Lp
mmfmLm
mL
m
m
mmfmLm
mp
mmfmLm
mmmfp
DFCFCv
gggg
CC
s
gggg
gC
s
g
sC
gggg
CC
s
gggg
gCgC
s
A  
(2.6) 
The dc gain and GBW are given by [7] 
 
Loo
mLmm
v ggg
gggA
21
21
=  
(2.7) 
 






=
L
mL
C
gGBW
4
β
 
(2.8) 
and the stability conditions [7] can be outlined as follows: 
 
mLmf gg =2  (2.9) 
 
mL
L
p
m gC
C
g 





=
2
4 β  
(2.10) 
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L
mL
m
m Cg
gC 





=
1
1
4
β  
(2.11) 
 221 pmm CCC >>>  (2.12) 
where
mL
m
p
L
g
g
C
C 2
2
211








++=β  . 
+ --
gm1 gmL
-
Cm2
gm4
Cm1
Vin
gm2
-
g
mf2
Vo
CL
 
Fig. 2.3. Three stage DFCFC amplifier 
The pole-zero diagram is shown in Fig. 2.4. The structure results in a pair of 
complex non-dominant poles. This topology helps in substantially increasing the 
bandwidth of the amplifier especially when driving large capacitive loads, along with 
improved transient response and power supply rejection ratio [6]. The compensation 
capacitors are also small in size, greatly reducing the area of the circuit, but there is a 
slight increase in power consumption and circuit complexity. 
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p1
p2
p3
+jw
-jw
z2
z1
 
Fig. 2.4. Pole-zero diagram for the DFCFC amplifier. 
2.2.3. Positive Feedback Compensation  
Fig. 2.5 shows a three stage positive feedback compensated amplifier. The 
structure avoids an inner Miller capacitor between the second and last stage there by 
reducing the loading at the output. 
+ --
gm1 gmL
Vin
gm2
Vo
CL
Cm1
Cm2
-
g
mf
 
Fig. 2.5. Three stage PFC amplifier 
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The dc gain and GBW are given by [9] 
 
Loo
mLmm
v ggg
gggA
21
21
=  
(2.13) 
 






=
L
mL
C
gGBW
4
β
 
(2.14) 
where
mL
m
pm
L
g
g
CC
C 2
222
7








+
=β . 
The stability conditions [9] can be outlined as follows: 
 
mLmf gg =  (2.15) 
The pole-zero diagram for the amplifier is shown in Fig. 2.6. The amplifier has two 
complex non-dominant poles, the damping factor of which is controlled by 2mC . The 
left-half plane zero helps in improving the phase margin. 
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Fig. 2.6. Pole-zero diagram for the PFC amplifier 
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2.2.4. Active Feedback Frequency Compensation  
Fig. 2.7 shows the block diagram of the three stage AFFC amplifier. The transfer 
function of the amplifier is given by 
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Fig. 2.7. Three stage AFFC amplifier 
The dc gain and GBW are given by [10] 
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21
=  
(2.17) 
 
a
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The stability conditions [10] can be outlined as follows: 
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 2mmf gg >  (2.19) 
 14 mma gg =  (2.20) 
resulting in L
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L
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ggg
C
CN . 
This topology replaces the 1mC of NMC with an active-capacitive-feedback 
network, in which an active positive gain stage is added in series with the dominant 
compensation capacitor so that the required compensation capacitor is very small. This 
greatly reduces the amplifier area and both the bandwidth and transient response are 
improved. But this circuit still uses two capacitors. Fig. 2.8 shows the pole-zero diagram 
of the AFFC amplifier based on the transfer function (2.16). The LHP zero helps in 
boosting the phase margin of the amplifier. 
p1
p2
p3
+jw
-jw
z1
 
Fig. 2.8. Pole-zero diagram of the AFFC amplifier 
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2.2.5. Dual-Loop Parallel Compensation 
Fig. 2.9 shows the dual path amplifier topology with dual loop parallel 
compensation scheme. The scheme is the same as AFFC technique without the Miller 
capacitor around the third stage, thereby reducing the loading at the output. Hence this 
technique achieves a higher bandwidth as compared to other reported topologies. 
Besides, avoiding a Miller capacitor around the last stage provides another high speed 
path as the node at the output of the second stage is no more loaded by the amplified 
Miller capacitance. The dc gain and GBW are given by [11] 
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Fig. 2.9. Three stage DLPC amplifier 
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The pole-zero diagram for the DLPC amplifier is similar to that of the AFFC 
amplifier. This amplifier has a higher bandwidth because of the reduced loading at the 
output due to the removal of the second Miller capacitor for compensation. Hence this 
path is a high speed path. The stability conditions are derived using butterworth 
approximation of the transfer function in unity gain feedback configuration [11] which 
result in 
 
Lp
mmmLm
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ba CCgggg
ggCC 1
542
412 
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


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==  
(2.23) 
 14 mma gg =  (2.24) 
 
Table 2.2. summarizes the various existing compensation schemes for large 
capacitive loads. The table includes the expressions for dc gain, GBW and the conditions 
for stability for the different compensation schemes. The expressions for different 
topologies involve same variables for easier comparison. This helps in assessing the 
different techniques in terms of their performance and ease of implementation. 
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Table 2.2. Summary of compensation techniques for large capacitive loads 
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CHAPTER III 
MULTISTAGE AMPLIFIERS WITH A SINGLE COMPENSATION 
CAPACITOR 
 
3.1. Introduction 
From the existing topologies it is clear that almost all three-stage amplifiers that 
have been reported for large capacitive loads invariably have two capacitors. The main 
problem of an uncompensated three-stage amplifier with a large capacitive load lies in 
the fact that the load being large, the pole at the output is very close to the dominant pole 
(pole at the output of the first stage) as shown in Fig. 3.1. 
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Fig. 3.1. Pole-zero diagram of an uncompensated three stage amplifier. 
In order to push all the non dominant poles beyond the GBW of the amplifier, it 
is very essential to do away with the output pole. Pole splitting and pole-zero 
cancellation seem to be the two obvious ways of doing it. But, it is known that imperfect 
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pole-zero cancellation at low frequencies deteriorates the settling time of the amplifier 
because of the creation of a pole-zero doublet [15]. Another major drawback of this 
technique is that the system becomes very sensitive to load – a slight change in load 
leads to pole-zero doublets at lower frequencies – hence instability. This leaves us with 
only one alternative i.e. pole splitting (splitting the output pole and the dominant pole 
using a Miller capacitor). This technique has been used in the proposed topologies and 
their performance has been verified. 
 
3.2. Single Miller Capacitor (SMC) Compensation Technique 
3.2.1. Structure 
The proposed structure, which is shown in Fig. 3.2, is introduced and analyzed in 
this section. A larger bandwidth compared to the NMC can be obtained by using only 
one capacitor for compensation instead of two. The structure has three gain stages with 
only one compensation capacitor. It has an additional transconductance stage, mfg  from 
the output of the first stage to the final output, forming a push-pull stage at the output 
that helps in improving the transient response of the amplifier [6]. A single Miller 
compensation capacitor ( mC ) is used to split the first pole (pole at the output of the first 
stage) and the third pole (pole at the output of third stage). After compensation, the 
position of the second non-dominant pole is dictated by the gain of the second stage, 
which decides the stability of the amplifier. In fact, as will be shown later, a judicious 
distribution of the total gain among the three stages can stabilize the amplifier with the 
use of a single compensation capacitor.  
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Fig. 3.2. Structure of single Miller capacitor amplifier (SMC) 
3.2.2. Small Signal Analysis 
The small signal model is shown in Fig. 3.3. Using the small signal model with 
the following assumptions: 1) the gains of all the stages are much greater than 1; 2) the 
parasitic capacitances 1pC  and 2pC  are much smaller than the Miller capacitor mC  and 
loading capacitor LC ; 3) the transconductance of the feedforward stage, mfg , is equal to 
that of the third gain stage, mLg , the transfer function is given by (3.1) 
2LVgm−
LC2pC1pC
inm Vg 1− 12Vgm
mC
2V1VinV
inR
1og 2og
1fVgm−
Lg
outV
 
Fig. 3.3. Equivalent small-signal circuit of single Miller capacitor amplifier (SMC) 
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where 
Loo
mLmm
dc ggg
ggg
A
21
21
= is the dc gain of the amplifier, 
mmLm
Loo
dB Cgg
ggg
p
2
21
3 =−  is the 
dominant pole of the amplifier and mLv
o
mLm
meff gAg
ggG 2
2
2
== , 2vA  being the gain of the 
second stage. Hence the gain-bandwidth product is given by
m
m
dBdc C
gpAGBW 13 =⋅= − . 
From the transfer function, the amplifier has two non-dominant poles and two zeros. The 
position of the non-dominant poles depends on the parasitic capacitance of the second 
stage, Cp2 that could be very small if the last stage transistor is not huge.  
 
3.2.3. Stability Analysis, Gain-Bandwidth Product, Phase Margin and Dimension   
Conditions 
Assuming that the zeros of the amplifier are located at higher frequencies and 
hence can be neglected, the non-dominant poles of the amplifier are calculated as 
follows.   
As seen from the transfer function, the non-dominant poles are located on the 
left-hand plane. The complex poles is avoided and hence frequency peaking 
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Fig. 3.4. Pole-zero diagram of the uncompensated and SMC compensated amplifier 
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The pole-zero diagrams for the uncompensated and the SMC compensated amplifier is 
shown in Fig. 3.4. In the figure 1p denotes dBp −3  of the amplifier. For stability of the 
circuit, the second and third pole should satisfy the condition, 32 4
1
2
1 ppGBW ≤≤ . This 
implies
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The value of the compensation capacitor is given by (3.3) 
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(3.3) 
resulting in a very small compensation capacitor Cm. Thus, it can be seen that by suitable 
choice of the second stage gain the value of the compensation capacitor can be reduced. 
Hence the requirement of 1mmL gg >>  no longer needs to be satisfied which helps 
reducing the power consumption of the amplifier. The zeroes of the amplifier depend on 
the second order equation in the numerator which depends on Cm. Since the value of Cm 
is very small, all the zeroes are located at high frequencies, and hence can be ignored in 
the stability analysis. 
A more rigorous stability analysis can be done using Routh-Hurwitz stability 
criterion. Neglecting the zeroes, the closed loop transfer function of the SMC amplifier 
is given by  
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Since the order of the numerator is less than that of the denominator, the stability is  
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determined by the denominator. The characteristic equation is formed by equating the 
denominator to zero. Comparing the characteristic equation to that of a general 
characteristic equation of the form 032
2
1
3
=+++ asasasao , we have 
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Applying the Routh-Hurwitz stability criterion on the characteristic equation we have, 
 03021 >− aaaa  (3.9) 
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While Routh-Hurwitz stability criterion gives the general condition, separate pole 
approach is more suitable for large capacitive loads. The phase margin (PM) is 
calculated according to equation (3.11) as  
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3.2.4. Slew Rate and Settling Time 
The transient response of the amplifier comprises of the slewing and settling 
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behavior of the amplifier in closed loop condition [15]. The slew rate of the amplifier 
depends on the amount of the charging current and the size of the capacitors to be 
charged. With a push-pull output stage in the SMC amplifier, the slew rate is not limited 
by the output stage instead it depends on the size of the compensation capacitor if the 
available charging current is fixed by the low power constraint. The slew rate is given by 
 
m
ech
C
I
SR arg=  
(3.12) 
The significant increase in the slew rate of SMC as compared to that of NMC under 
same power constraint is due to the reduction in the size of the compensation capacitor 
by a factor of 2Av2. An improved settling response is obtained by maximizing the phase 
margin and avoiding pole-zero doublets in the pass-band of the amplifier [15]. In the 
proposed amplifier there is no presence of pole-zero doublets in the pass-band and the 
calculated phase margin is close to 50o. For an amplifier with an almost single pole 
response i.e. no pole-zero doublet in the pass-band, the settling time is dictated by its 
GBW. Every additional pole close to the pass-band slows the settling response. In order 
to increase the phase margin considerably a LHP zero is introduced with the help of a 
feedforward stage as shown in the following proposed amplifier structure. 
 
3.3. Single Miller Capacitor Feedforward Compensation (SMFFC) Technique 
3.3.1. Structure 
The proposed single Miller capacitor feedforward frequency compensation 
approach (SMFFC) (shown in Fig. 3.5) uses a feedforward path to provide a LHP zero to 
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compensate the second pole (first non-dominant pole). The feedforward path adds 
current at the second stage output pushing the second non-dominant pole to higher 
frequencies.  The LHP zero is placed near the second pole which provides a positive 
phase shift and compensates for the negative phase shift due to the non-dominant poles. 
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Fig. 3.5. Structure of single Miller capacitor feedforward frequency compensation 
amplifier (SMFFC) 
3.3.2. Small Signal Analysis 
The small signal model is shown in Fig. 3.6. On solving the small signal circuit 
model with the same assumptions as that of SMC, the transfer function is given by (3.13) 
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Fig. 3.6. Equivalent small-signal circuit of SMFFC amplifier 
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where
Loo
mLmm
dc ggg
gggA
21
21
= , is the dc gain of the amplifier and
mmLm
Loo
dB Cgg
gggp
2
21
3 =− , is the 
dominant pole of the amplifier. Hence the gain-bandwidth product is given 
by
m
m
dBdc C
gpAGBW 13 =⋅= − . From the transfer function shown in (3.14), the amplifier 
has two non-dominant poles and two zeros. The locations of the non-dominant poles are 
the same as those of the SMC amplifier. 
 
3.3.3. Stability Analysis, Gain-Bandwidth Product, Phase Margin and Dimension 
Conditions 
The stability analysis of the amplifier is done using the separate pole approach. Since the 
s2 term is negative and the s term is positive, this implies that there is a LHP zero and a 
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RHP zero and the LHP zero occurs at a lower frequency than the RHP zero, which does 
not pose any threat to the stability of the amplifier, instead it helps improving the 
frequency response. From the transfer function the zeroes of the amplifier are obtained 
as 
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zero). The pole-zero diagrams for the uncompensated and the SMFFC compensated 
amplifier is shown in Fig. 3.7. 
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Fig. 3.7. Pole-zero diagram of the uncompensated and SMFFC compensated amplifier 
In the figure 1p denotes dBp −3  of the amplifier. The RHP zero is at very high  
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frequency and hence does not cause stability problems. The non-dominant poles and 
stability conditions are exactly the same as that of SMC. GBW and dimension conditions 
remain exactly the same. Neglecting the RHP zero, the closed loop transfer function of 
the SMFFC amplifier is given by 
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Since the order of the numerator is less than that of the denominator the stability is 
determined by the denominator. The characteristic equation is formed by equating the 
denominator to zero. Comparing the characteristic equation to that of a general 
characteristic equation of the form 032
2
1
3
=+++ asasasao , we have 
 
mLmm
mLp
o ggg
CCC
a
21
2
=  
(3.16) 
 
mLmm
mLo
ggg
CCg
a
21
2
1 =  
(3.17) 
 
121
1
2
m
m
mm
mmf
g
C
gg
Cg
a +=  
(3.18) 
 13 =a  (3.19) 
Applying the Routh-Hurwitz stability criterion on the characteristic equation we have, 
 03021 >− aaaa  (3.20) 
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(3.21) 
The phase margin (PM) is calculated as per equation (3.22) 
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The above calculation of phase margin assumes exact pole-zero cancellation, which 
implies 
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3.3.4. Slew Rate and Settling Time 
In the case of SMFFC the theoretical phase margin obtainable is close to 760. 
Hence the compensation capacitor mC  can be further reduced to achieve a still higher 
bandwidth without sacrificing the stability of the amplifier. This helps in improving the 
slew rate of the amplifier because with a push-pull output stage, the slew rate is not 
limited by the output stage instead it depends on the size of the compensation capacitor 
if the available charging current is fixed by the low power constraint. In the proposed 
topology there is no presence of pole-zero doublets in the pass-band, because the pole 
and the zero both are at higher frequencies and could be placed outside the pass-band of 
the amplifier although close to the unity gain bandwidth. It is well known that high 
frequency pole-zero doublet does not degrade the settling time [15] as much as low 
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frequency doublets and hence the settling time is not affected much by the introduction 
of the LHP zero. 
 
3.4. Design Considerations and Circuit Implementations 
A judicious distribution of gain among the three stages is the most important 
consideration in the design of these amplifiers. For high gain amplifiers (>100 dB) the 
gain is distributed such that 321 vvv AAA >>> . The gain of the first stage is maximized, 
with the second stage having moderate gain and the final stage having a very small gain. 
This results in the second and third pole of the amplifier to be located at higher 
frequencies due to the high output conductance of the second and third stages and 
thereby resulting in a single pole system. In order to achieve this, the first stage uses a 
folded cascode topology to enhance the output impedance. A moderate gain at the 
second stage helps in reducing the required compensation capacitor to a great extent. For 
example a 100dB gain from three stages can be distributed as 60dB, 30 dB and 10 dB for 
first, second and third stage respectively. Thus, Av2 = 30dB ≈ 30V/V resulting in the 
reduction of the required Cm by a factor of 30 as compared to that of NMC while 
ensuring stability. 
The circuit implementations of the SMC and SMFFC amplifiers are shown in 
Fig. 3.8 and Fig. 3.9 respectively. Transistors M1-M8 form the first gain stage. 
Transistors Mf1 and Mf2 form the feedforward transconductance stage, 1mfg  in the 
SMFFC amplifier. The second gain stage of the amplifiers comprises of transistors M9–
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M12. The output stage comprises of a feedforward stage ( mfg  in SMC and 2mfg  in 
SMFFC) and the third gain stage mLg  forming a push-pull stage.  
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Fig. 3.8. Circuit schematic of SMC 
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Fig. 3.9. Circuit schematic of SMFFC 
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The third gain stage is realized by transistor M13 whereas the feedforward stage is 
realized by transistor M14. Transistors Mb1 – Mb3 are used for biasing. The bias voltages 
Vb1 and Vb2 were realized using a cascode current mirror using a single current source. 
Each of the other bias voltage sources was realized using a simple current mirror (i.e. a 
current source with a diode-connected transistor). 
The design procedure for the SMC and SMFFC amplifiers is almost the same 
except that the SMC amplifier does not have the additional feedforward stage. The 
general design procedure is shown in Fig. 3.10. The design procedure starts with the 
distribution of gain among the three stages. It is very important to have a very high gain 
in the first stage as compared to the other stages in order to have a dominant pole and 
this results in a slower first stage and faster second and third stages. This is very 
common in every multistage amplifier. Next, with an assumption of the value of the 
Miller compensation capacitor the transconductance of the first stage can be determined 
followed by the transconductance of the other stages with the knowledge of the desired 
GBW and the load capacitor. An estimation of the parasitic capacitance at the output of 
the second stage is required for determining 2mg . The transconductance of the 
feedforward stages can then be easily determined. The sizes of the transistors are 
determined using the equations (one equation all region model) shown in the design 
procedure. The inversion level fi is typically large (typical values could be 48 or 80) for 
current mirrors to ensure strong inversion. The power consumption increases with fi  
and it increases rapidly for large fi , whereas the silicon area decreases with fi and hence  
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Fig. 3.10. Design procedure for the SMC and SMFFC amplifiers 
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under low power constraint a value of fi  close to 10 is used which is comparatively 
lower. Power consumption of the amplifiers can be given by  
 ( )( )321 IIIVVP SSDD ++−=  (3.24) 
where 1I , 2I  and 3I  are the dc currents of the first second and third stages respectively. 
For the SMFFC amplifier an additional stage (feedforward stage, 1mfg ) needs to be 
considered.  
Table 3.1. Component sizes 
Transistor SMC SMFFC 
Mb1 2*(5.55/1.05) 2*(5.55/1.05) 
Mb2 8*(5.55/1.05) 8*(5.55/1.05) 
M1,2 8*(6.15/0.6) 8*(6.15/0.6) 
M3,4 6*(10.05/1.05) 6*(10.05/1.05) 
M5,6 2*(10.05/1.05) 2*(10.05/1.05) 
M7,8 6*(6.15/1.95) 6*(6.15/1.95) 
M9 6*(6.3/0.6) 6*(6.3/0.6) 
M10,11 2*(9/0.75) 2*(9/0.75) 
M12 6*(5.55/0.6) 6*(5.55/0.6) 
M13 2*(9.3/0.6) 2*(9.3/0.6) 
M14 10*(10.05/0.6) 10*(10.05/0.6) 
Mf1,2 - 6*(5.55/0.75) 
Mb3 - 6*(5.55/1.05) 
Cm 15*(0.46pF) 10*(0.4pF) 
Since the transconductance of a transistor is proportional to its dc current, the total dc 
current in a stage is proportional to the product of the number of branches and the 
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transconductance of each branch approximately. This provides an additional degree of 
freedom in the design especially for low power. Since the estimation of the parasitics 
and the pole locations is generally not accurate, the designer after simulating the 
calculated values needs to perform several iterations to obtain the final transistor sizes. 
Table 3.1 gives the sizes of the transistors (along with multiplicity) and compensation 
capacitors for both the amplifiers as obtained after tuning. It can be seen that the 
compensation capacitor value for SMFFC is less as compared to that of SMC as 
explained previously. 
 
3.5. Experimental Results 
The proposed SMC and SMFFC amplifiers were implemented with AMI 0.5µm  
CMOS technology through MOSIS. Fig. 3.11a and Fig. 3.11b show the chip micrograph 
of the SMC and SMFFC amplifiers respectively.  
 
Fig. 3.11a. Chip micrograph of the SMC amplifier (0.02mm2) 
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Fig. 3.11b. Chip micrograph of the SMFFC amplifier (0.015mm2) 
The area of the SMC amplifier is 0.02mm2 whereas that of SMFFC amplifier is 
0.015mm2. This reduction is area for the SMFFC amplifier is primarily due to the 
reduction in the size of the compensation capacitor. 
Fig. 3.12 shows the experimental setup for the testing of the amplifiers. For the 
frequency response characterization a large value for both R and C are used. At low 
frequency the capacitor behaves as open and the dc operating conditions are established. 
For high frequency, the capacitor behaves as a short to ground and the amplifier’s 
frequency response is captured. The value of the resistor is 1M and the value of the 
capacitor is 10µF. Since this connection is a high pass network the pole due to the RC 
product should be at very low frequencies (lower than the open-loop dominant pole of 
the amplifier) in order to obtain the accurate frequency response of the amplifier. Using 
a potentiometer instead of a fixed resistance is a better idea. This helps in controlling the 
feedback resistance value so as to be able to control the pole position. For the transient 
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response the amplifiers are connected in closed-loop unity gain configuration and an 
input step of 0.5Vpp with a time-period of 20µsec was applied. 
 
Fig. 3.12. Experimental setup. 
The AC responses of the SMC and SMFFC amplifiers are shown in Fig. 3.13a 
and Fig. 3.13b respectively. Fig. 3.14 shows the transient response for both amplifiers. A 
comparison table (Table 3.2) is provided to show the advantage and drawback of the 
proposed and previous topologies. Four figures of merit FOMS, FOML [5], [6], FOMS* 
and FOML* are used to evaluate the small signal (GBW) and large signal (Slew rate) 
performances of the proposed amplifiers. Chip area (which is mainly dominated by 
capacitor size) is taken into consideration in FOMS* and FOML*.  
+
-
R=1 MohmC = 10 uF
HP89410A Vector Signal Analyzer
AC Measurement 
Ampl:    1V
Freq:    1MHz
+
-
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Fig. 3.13a. Frequency response of the SMC amplifier, GBW=4.6MHz and PM=57o 
 
 
 
Fig. 3.13b. Frequency response of the SMFFC amplifier, GBW=9MHz and PM=57o 
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Fig. 3.14. Transient response of the amplifiers 
(The horizontal and vertical scales are 2µS/div and 0.2V/div respectively) 
Table 3.2. Comparison of different multistage amplifiers with large capacitive loads 
               Parameter NMC 
[10] 
DFCFC 
[6],[7] 
PFC  
[9] 
AFFC  
[10] 
DLPC 
[11] 
SMC 
[12] 
SMFFC 
[12] 
Load pF/K 120/25 100/25 130/24 120/25 120/25 120/25 120/25 
DC gain(dB) >100 >100 >100 >100 >100 >100 >100 
GBW(MHz) 0.4 2.6 2.7 4.5 7 4.6 9 
Phase margin 61 o 43 o 52o 65o 46o 57o 57o 
Power(mW@Vdd) 0.38 @2 0.42 @2 0.275 @1.5 0.4 @2 0.33@1.5 0.38@2 0.41@2 
Capacitor Value 
(pF) 
Cm1=88 
Cm2=11 
Cm1=18 
Cm2=3 
- Cm=3 
Ca=7  
Ca=4.8 
Cb=2.5 
Cm=7 
(one) 
Cm=4 
(one) 
SR+(V/µS) 
SR-(V/µS) 
0.15 
0.13 
1.32 
1.27 
1 
1 
0.78 
2.20 
2.2 
4.4 
3.28 
1.31 
4.8 
2 
+1% TS (µs) 
-1% TS (µs) 
4.9 
4.7 
0.96 
1.37 
- 
- 
0.42 
0.85 
0.315 
0.68 
0.53 
0.4 
0.58 
0.43 
FOMS(MHz.pF/mW) 127 619 1276 1350 2545 1453 2634 
FOML(V/µs.pF/mW) 45 308.3 473 447 1200 726 996 
FOMS*(MHz.pF/mW.pF) 1.28 29.5 - 135 348.6 207.6 658 
FOML*(V/µs.pF/mW.pF) 0.45 14.7 - 44.7 164.4 103.7 249 
Area(mm2) 0.14 0.11 0.03 0.06 0.05 0.02 0.015 
Technology 0.8µm 
CMOS 
0.8µm 
CMOS 
0.35µm 
CMOS 
0.8µm 
CMOS 
0.6µm 
CMOS 
0.5µm 
CMOS 
0.5µm 
CMOS 
Input Step 
SMFFC 
 
 
 
 
Input Step 
SMC 
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where CTotal is the total value of compensation capacitor used and SR is the average slew 
rate. Fig. 3.15 shows a graphical comparison of the various multistage amplifiers. 
The GBW of the SMC and SMFFC amplifiers is 22.5 and 11.5 times that of the 
NMC [10] (designed in 0.8µm CMOS) respectively. The average slew rates are 24 and 
16.4 times that of the NMC amplifier respectively. As compared to NMC the SMC and 
SMFFC amplifiers occupy almost 7 and 9.3 times less silicon area respectively without 
much power consumption. NMC of [10] was chosen for fair comparison in terms of 
loading conditions and technology used. 
 
3.6. Discussion 
From the previous sections it is clear that for very large capacitive loads the 
amplifier has real poles. Now, as the load reduces the non-dominant poles form a 
complex pole pair. If this complex pole pair is close to the GBW of the amplifier, it 
influences the settling time of the overall amplifier. As far as stability is concerned, the 
stability of an amplifier can be verified from the Nyquist plot of the open-loop transfer  
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 Fig. 3.15. Comparison of various multistage amplifiers 
function. If the Nyquist plot does not encircle the point (-1+0i) in the complex plane then 
the closed loop system is unconditionally stable. Fig. 3.16 shows the Nyquist plot of the 
open-loop transfer function of the SMFFC amplifier generated using MATLAB. 
After the initial slewing period, the settling time of the amplifier is determined by 
the GBW, in the absence of any non-dominant poles or pole-zero doublets close to the 
GBW. In the presence of complex poles close to the GBW the settling time is affected 
by the damping factor of the non-dominant complex poles. A small damping factor of 
the complex poles results in magnitude peaking in the frequency response and can result 
in oscillations or ringing in the settling response. This behavior is more prominent in a 
pure second order system. Besides, there is significant influence of the pole-zero 
doublets on the settling time. A low frequency pole-zero doublet implies less peaking 
0
50
100
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Area GBW Power
NMC DFCFC PFC AFFC DLPC SMC SMFFC
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but more decay time (or higher settling time) whereas a high frequency doublet although 
has a faster decay time, shows more peaking in the transient response.  
 
Fig. 3.16. Nyquist plot for the SMFFC amplifier. 
With so many factors influencing at the same time, the prediction of the settling 
time of a third order system (the transfer function of the amplifiers in closed loop) 
becomes difficult. Having the non-dominant poles as far as possible from the GBW and 
performing pole-zero cancellation at high frequencies can lead to better settling time. 
From the transient response of the amplifiers we observe non-uniform positive and 
negative slew rates. One of the reasons could be the difference in the value of available 
charging current during the positive and negative slopes. 
The trade-off with power and position of non-dominant poles is very evident as 
more power is required to push the non-dominant poles to high frequencies to have a 
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higher phase margin. Besides, a large Miller compensation capacitor is required for 
better pole-splitting as the load capacitor increases. This implies more circuit area. 
 
3.7. Conclusions 
Two low-power, efficient, three stage amplifier topologies for large capacitive 
loads were introduced. A small compensation capacitor used in the amplifiers helps in 
reducing the area and improving the bandwidth without sacrificing stability. Based on a 
comprehensive comparison of the proposed amplifiers with the previously reported 
structures with large capacitive loads, the proposed compensation schemes demonstrate 
superior performance. Fig. 3.17a and Fig. 3.17b show the performance of various 
multistage amplifiers for different loads. The ratio of GBW and average slew rate each 
with respect to power consumption is shown. The values for GBW, power and average 
slew rates for the various amplifier topologies are taken from Table 2.1 and Table 3.2. 
These figures can serve as guidelines for the choice of a particular topology for a 
particular capacitive load. The choice of topology would also be dictated by the power 
consumption and the performance (both small and large signal). 
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Fig. 3.17a. Small signal performance comparison of multistage amplifiers with different 
frequency compensation schemes 
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Fig. 3.17b. Large signal performance comparison of multistage amplifiers with different 
frequency compensation schemes 
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CHAPTER IV 
DISTRIBUTED CIRCUITS 
 
4.1. Background and Motivation 
The insatiable thirst for sending large volume of data, to very long distances, at 
very high speed while providing good quality of service to a large number of users all at 
the same time serves as the driving force for the ever growing RF and wireless industry. 
The latest IEEE standards like IEEE 802.15.3a for very high data rate wireless personal 
area networks (WPAN) also known as Ultra Wideband (UWB) in the 3.1 to 10.6GHz 
range and IEEE 802.16 wireless metropolitan area network (WMAN) standard for 10 - 
66 GHz range are a move towards alleviating the current bandwidth crunch. Design and 
integration of high-speed analog circuits for such applications need to comply with 
contradictory specifications such as frequency of operation, gain, dynamic range, power 
and cost.  
Higher data rates in communication systems demands large bandwidth which in 
turn demands higher frequency of operation of the circuits. The unity-gain frequency fT 
of a transistor is defined as the frequency at which the current gain of the transistor drops 
to unity. Although the fT of the transistors are generally higher in modern IC 
technologies, but the circuits built using these transistors rarely operate at those 
frequencies. One of the reasons is that in order to have a gain greater than one, which is 
generally the case for better noise and power efficiency the transistor must operate at a 
frequency less than fT and secondly, the parasitics associated with the circuit which are 
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not intrinsic to the transistor itself greatly inhibit the frequency of operation [14]. These 
bottlenecks in high frequency operation of conventional circuit building blocks provide 
the motivation to pursue alternative approaches to alleviate the bandwidth limitations. 
Distributed circuit design can be used to overcome the power and frequency limitations 
of conventional circuits. 
 
4.2. Distributed Circuit Design 
A circuit is considered lumped as long as the device dimensions are very small 
compared to the wavelength of the signal under concern and it can be modeled using 
Kirchhoff’s voltage and current laws. At higher frequencies these device dimensions are 
comparable to the wavelengths of the signal and hence we cannot assume the circuit to 
be lumped. Then the circuit may be considered to be distributed. But the term distributed 
can be used for any system that uses multiple parallel signal paths and devices working 
in harmony to perform a desired task [14]. The actual physical dimensions may or may 
not be comparable to the signal wavelengths.  
This definition of distributed circuit design is contrary to the conventional 
cascaded structure such a multistage amplifier. Devices used in cascade can be used to 
increase the gain but it is achieved at an expense of bandwidth, because the bandwidth of 
a multistage amplifier is less than that of a single stage amplifier. In a multistage 
amplifier as discussed in the previous chapters, it is the parasitic poles (RC time 
constants associated with each internal node) which degrade the frequency of operation 
of the amplifier. The gain of a system can be increased by superimposing the outputs of 
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the various stages in a constructive fashion while maintaining the bandwidth of a single 
section [13]. But this in turn will require additional components while lowering the 
output impedance of the amplifier. The use of a non-distributed impedance matching 
network mostly results in a reduction in bandwidth and a non-uniform group delay 
degrading high frequency performance and transient response [13]. The underlying 
principle of distributed circuit design is to distribute the capacitance associated with the 
input and the output of the device over a ladder structure (which is periodic), rather than 
considering it to be lumped to achieve an extension of bandwidth. This structure acts as 
a signal-summing element so that the above desired phenomenon can be achieved 
without degrading bandwidth. 
 
4.3. Existing Distributed Circuits 
Distributed circuits are very common in the microwave regime. There are circuits 
like distributed amplifiers, oscillators and mixers realized as MMICs (millimeter wave 
monolithic microwave ICs) on compound semiconductor technology such as GaAs or 
InP. CMOS implementation of distributed circuits has recently gained more interest due 
its low cost. Following are some of the existing CMOS distributed circuits. 
 
4.3.1. Distributed Amplifiers 
The concept of distributed amplification has been around for over half a century. 
Although the term distributed amplifier was coined in a paper by Ginzton et al. in 1948 
[16] which used vacuum tubes, the underlying concept can be traced to the patent 
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specification entitled “Improvements in and relating to thermionic valve circuits” filed 
by Percival in 1935 [17]. Distributed amplifiers employ a topology in which the gain 
stages are connected such that their capacitances are not lumped at their respective input 
and output nodes, yet the output currents still combine in an additive fashion. The 
capacitances can be distributed either by including series inductive elements resulting in 
a lumped LC ladder network which emulates a transmission line, or by using 
transmission lines.  
Table 4.1 shows a summary of the reported distributed amplifiers on silicon. [18] 
presents a distributed amplifier (DA) using bondwire and packaging inductance to 
achieve 5±1.2 dB gain from 300 kHz to 3 GHz. A fully integrated DA in a 0.6µm 
CMOS process using on-chip spiral inductors [19] achieves a pass-band gain of 
6.5±1.2dB with a unity gain bandwidth of 5.5 GHz whereas its fully differential version 
[20] achieves a gain of 5.5±1.5 dB with a unity gain bandwidth of 8.5GHz. [21] 
demonstrates a DA in 0.5µm SOS (Silicon-on-Sapphire) NMOS process achieving 5 dB 
pass-band gain and 10GHz bandwidth.  
A five-stage DA in a 0.18µm CMOS process using coplanar strip lines [22] 
achieves 5dB of low frequency gain which drops to 1dB at around 15 GHz. DAs using 
high impedance coplanar waveguides in a 0.18µm CMOS [23] demonstrate more than 8 
dB of gain till 10GHz. [24] uses cascade gain cells with m-derived matching sections to 
achieve a gain of 7.3±0.8 dB with a bandwidth of 22GHz. 
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Table 4.1. Distributed amplifiers on silicon  
Process BW 
(GHz) 
Gain 
(dB) 
NF 
(dB) 
UGF 
(GHz) 
S11 
(dB) 
VDD 
(V) 
PDC 
(mW) 
Area 
(mm2) 
Chip 
Feature 
0.8µm 
[18] 
0.3 – 3 5 ± 1.2 5.1-7 4.7 < -6 3 54 0.72*0.32 Bondwire 
0.6µm 
[19] 
0.5 – 4 6.5±1.2 5.3-8 5.5 < -7 3 83.4 1.4*0.8 Spiral 
0.6µm 
[20] 
0.5 -7.5 5.5±1.5 8.7-13 8.5 < -6 3 216 1.3*2.2 Fully Diff. 
Spiral 
0.5µm 
[21] 
2 – 10 5 ± 1 - - < -5 - - - CPW, 
SOS 
0.18µm 
[22] 
- 5 - 23 < -14 - - 0.3*1.5 CPS 
0.18µm 
[23] 
1 – 10 8 ± 1 - - - - - 1.8*1.3 Darlington 
CC., CPW 
0.18µm 
[24] 
0.6 – 22 7.3±0.8 4.3-6.1 24 < -8 1.3 52 0.9*1.5 CC., Spiral 
SOS: Silicon-on-Sapphire, CPS: Coplanar strip lines, CC: Cascode topology 
CPW: Coplanar Waveguide 
4.3.2. Distributed Oscillators 
A distributed oscillator is derived from a distributed amplifier by connecting its 
output node to the input. The frequency of oscillation depends on the total delay time for 
the signal traveling from the input to the output. Since the extension of bandwidth in a 
distributed amplifier comes at a price of larger time delay between its input and output 
due to the transmission lines or LC ladder network, this delay can be used to design a 
distributed amplifier based oscillator. There are some distributed oscillators that have 
been realized in CMOS. Kleveland et al. use the forward gain operation mode of the 
distributed amplifier to realize a 17 GHz 0.18µm CMOS distributed oscillator with off-
chip termination and without any tuning capability [22]. Wu et al. propose two tuning 
schemes for distributed voltage controlled oscillators (DVCO) namely inherent-varactor 
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tuning and delay-balanced current steering tuning. They implement a 10 GHz CMOS 
DVCO and a 12 GHz bipolar DVCO in a 0.35µm BICMOS process [25]. 
 
4.3.3. Distributed Active Transformer (DAT) Power Amplifier 
The DAT power amplifier is another example of a distributed circuit which uses 
a distributed method to perform impedance transformation and power combining 
simultaneously to achieve large output power while maintaining acceptable power 
efficiency. It overcomes the low breakdown voltage of short-channel MOS transistors 
and alleviates the substrate loss problems by providing power gain through multiple 
similar stages and signal paths [26]. This helps in realizing watt-level fully integrated 
CMOS power amplifiers. 
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CHAPTER V 
DISTRIBUTED AMPLIFIERS AND TRANSMISSION LINES 
 
In this chapter, the underlying theory and operation of distributed amplifiers is 
presented. The chapter also discusses the issues and the procedure to design transmission 
lines on silicon substrate. 
 
5.1. Distributed Amplifier – Principle of Operation 
For a single stage lumped amplifier, the gain-bandwidth product is limited by    
C
gm [13], where mg is the transconductance of the device, and ZjC ωω
1lim
∞→
=  (Z is the 
load impedance) (also known as Bode-Fano limit), which is determined by the parasitic 
capacitance. This limit is solely dictated by the intrinsic parameters of the device. A 
distributed amplifier absorbs the parasitic capacitances of the devices into transmission 
like structures which form a high order LC ladder filter, while combining gain in an 
additive fashion.  
Fig. 5.1 shows a basic distributed amplifier. A distributed amplifier consists of a 
gate line and a drain line implemented either by artificial transmission lines (comprising 
of cascade of LC filter sections to form a ladder type structure) or by uniform 
transmission lines. These two lines are coupled via active devices (transistors). The 
operation of a distributed amplifier is based on the fact that the signal from the input 
travels forward (towards the right in Fig. 5.1 (a) or (b)) along the gate line and gets 
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amplified by each transistor. The drain line carries these amplified signals both in the 
forward and reverse direction. The forward traveling-waves on the drain line are in  
Rin
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Input
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L L LC C C C
L L L
C C C C
 
(a) 
Rout
Input
Drain Line
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Vbias
Vdd
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(b) 
Fig. 5.1. Distributed amplifier with (a) LC ladder sections (b) transmission lines 
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phase synchronization with the forward traveling wave of the gate line and with each 
other, implying that each device adds power in phase to the output signal at each tap 
point on the drain line. The forward traveling-wave on the gate line and the reverse 
traveling-wave on the drain line are absorbed by terminations which are generally 
matched to the loaded gate and drain lines. 
Next a brief overview of transmission line theory will be presented and then we 
shall focus on implementation of transmission lines on silicon. 
 
5.2. Transmission Line Theory 
As shown in Fig. 5.2 [27] a transmission line is often schematically represented 
as a two-wire line, since transmission lines (for TEM wave propagation) always have at 
least two conductors. An infinitesimal piece of the transmission line of length z∆ can be 
modeled as a lumped-element circuit, as shown in Fig. 5.2, where CGLR ,,, are per unit 
length quantities defined as follows: 
R = series resistance per unit length, for both conductors, in /m. 
L = series inductance per unit length, for both conductors, in H/m. 
G = shunt conductance per unit length, in S/m. 
C = shunt capacitance per unit length, in F/m. 
The series inductance L represents the total self-inductance of the two conductors and 
the shunt capacitance C is the capacitance between the conductors. The series resistance 
R represents the finite conductivity of the conductors and the shunt conductance G 
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represents the dielectric loss of the material between the conductors. Both R and G 
quantify loss. 
z
R  z L  z
G  z C  z V(z,t)
I(z,t)
I(z+  z,t)
V(z+  z,t)
 
Fig. 5.2. Transmission line model 
Assuming steady-state condition, and representing the current and voltage as 
phasors we have 
 ( ) )()( zILjR
dz
zdV
ω+−=  
(5.1) 
 ( ) )()( zVCjG
dz
zdI
ω+−=  
(5.2) 
Solving the above two equation simultaneously we have 
 
0)()( 22
2
=− zV
dz
zVd γ  
(5.3) 
 
0)()( 22
2
=− zI
dz
zId γ  
(5.4) 
where ))(( CjGLjRj ωωβαγ ++=+= is the complex propagation constant (a 
function of frequency), α  is the attenuation constant and λ
piβ 2= is the wave number.  
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The solutions of the above equations can be found as 
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where ze γ− and ze γ+ terms represent wave propagation in the z+ and z− directions 
respectively. The current can be expressed as 
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where 
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LjRLjRZC ω
ω
γ
ω
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=
+
= is defined as the characteristic impedance of the 
transmission line. The phase velocity is given by 
 fv p λβ
ω
==  
(5.8) 
The transmission line parameters ( CZ andγ ) are complex as can be seen from the 
expressions. For most practical microwave transmission lines the loss is small and hence 
the low loss approximation can be used to express the transmission line parameters. 
Rearranging the expression for γ  as  
 






+





+=
Cj
G
Lj
RCjLj
ωω
ωωγ 11))((  
 
 
LC
RG
C
G
L
RjLCj 21 ωωωω −




+−=  
(5.9) 
For low-loss case assuming LR ω<<  and CG ω<< , then LCRG 2ω<< and hence (5.9) 
can be expressed as  
 57 
 






+−=
C
G
L
RjLCj
ωω
ωγ 1  
(5.10) 
Applying Taylor’s series expansion for the square-root term and taking the first higher 
order real term we have 
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so that 
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 LCωβ ≈  (5.13) 
where C
LZC = is the characteristic impedance of the line in the absence of loss. With 
the same approximations the characteristic impedance can be approximated as 
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(5.14) 
For a lossless line 0== GR , implying 
 LCjj ωβαγ =+=  (5.15) 
 0=α  (5.16) 
 LCωβ =  (5.17) 
and the characteristic impedance reduces to      
 
C
LZC =  
(5.18) 
 58 
The phase velocity for low-loss case and no loss case is almost the same and is given by 
 
LC
v p
1
=  
(5.19) 
 
5.3. Transmission Line Design on Silicon Substrate 
Although there has been several implementations using artificial transmission 
lines that is inductors and capacitors to form a ladder network, but because of the lossy 
silicon substrate, the quality of these passives is not good. Transmission lines which are 
an alternative to inductors also suffer from similar issues, but according to [28], 
compared to spiral inductors, transmission lines have lower loss and less parasitic 
capacitance for the same value of inductance. Lower capacitance implies higher cut-off 
frequency and hence higher frequency of operation. Besides, at very high frequencies, 
the spiral inductors can no longer be considered as lumped, in fact they would have a 
distributed behavior and inductor modeling becomes very complex. Considering all 
these facts it is better to go for design using transmission lines. 
The low-resistivity bulk silicon which causes significant high frequency loss is 
the main bottleneck towards realizing circuits operating at very high frequencies in 
CMOS. With the advancement in IC technology it is predicted [22] that the top metal 
layers become thicker and so is the dielectric between the metal layers. This results in a 
great amount of isolation from the substrate and hence the top metals are conducive for 
realizing low loss passive elements. Using line widths comparable to that of the 
dielectric thickness helps in confining the field lines and since a large surface area of the  
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conductor is now used for current conduction, this helps reducing the skin effect [22]. 
 
5.3.1. Transmission Line Types 
Different types of transmission lines can be realized on silicon. Next we evaluate 
these types of transmission lines in terms of their loss and characteristic impedance. Fig. 
5.3 shows different types of transmission lines. The simplest is a microstrip line which 
has a single signal line with the silicon substrate underneath as shown in Fig. 5.3(a). This 
structure has a very high loss because all the field lines terminate in the substrate and 
besides, since the capacitance to the substrate is high this structure has poor 
characteristic impedance. Fig. 5.3(b) shows an improved version that is a microstrip line 
with a metal ground plane (one of the lower metal layers forming the ground plane). In 
this case since all the field lines terminate in the ground plane they rarely penetrate the 
silicon substrate and hence the loss is drastically reduced and again due to the proximity 
of the metal layer to the top metal layer as compared to the substrate, this structure 
provides very low characteristic impedance compared to the previous structure. This 
substrate shielding effect provided by the ground plane results in the lowest loss amongst 
various transmission lines. A coplanar waveguide has three lines (ground, signal and 
ground) above the silicon substrate and is shown by Fig. 5.3(c). Most of the field lines 
terminate in these ground lines and hence there is low loss due to the substrate. The 
characteristic impedance of these structures is decent due to the fact that most of the 
field is confined between the lines and hence the inductance per unit length of the line, 
L is high.  
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Fig. 5.3. Types of transmission lines on silicon 
Finally Fig. 5.3(d) shows what is called as a coplanar stripline comprising of a 
signal and a ground line with the silicon substrate underneath. This structure has been 
proven to be the best compromise between loss and characteristic impedance. The loss is 
low due to the same reason as that of the coplanar waveguide and the impedance is the 
highest because of reduced capacitance per unit length. Above all the coplanar stripline 
occupies less area as compared to that of a coplanar waveguide and hence is preferred. 
From the above knowledge of the variation of transmission line parameters it can 
be concluded that for a low loss transmission line the fields have to be confined between 
the lines and the lines must be far from the substrate, which implies a larger inductance 
and lower capacitance both per unit length of the lines. This defines a clear trade-off 
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between loss and characteristic impedance. From the discussion in the previous 
paragraph it can be concluded that coplanar stripline provides the best trade-off. 
 
5.3.2. Simulation of Transmission Lines 
 
Fig. 5.4. Structure of the silicon substrate in a 0.18µm CMOS process 
Fig. 5.4 shows the structure of the silicon substrate for a 0.18µm CMOS process. 
After having decided the type of transmission line to be used the method of simulation 
needs to be defined. Different available electromagnetic (EM) simulators target on 
different problems and use different methods of solving as shown in Table 5.1 [29]. 
HFSS which is a 3D simulator uses finite element method or FEM to accurately 
simulate very complex 3D structures, which is at the expense of large simulation time 
and memory. 2.5D simulators are basically 2D simulators with additional capability of  
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Table 5.1. EM simulators 
Simulator Dimension Method Computing Load Targeting 
Problem 
HFSS 3D FEM Large Antenna, board 
Sonnet 2.5D Moment Medium IC, board 
IE3D 2.5D Moment Low-Medium IC, board 
Momentum 2D Moment Medium IC, board 
Asitic 2D Green’s 
Functions 
Low On-chip 
inductors 
taking into account the dielectric or metal thickness. These simulators such as Sonnet 
and IE3D use the method of moment and are very suitable for IC design because of the 
planar structure [29]. Asitic is a program to simulate on-chip inductors and it uses 
Green’s functions. For this design IE3D has been used to simulate coplanar strip lines of 
various widths and spacing. 
Fig. 5.5 shows the simulated characteristic impedance of coplanar strip lines with 
W = 4, 10 and 20µm. The coplanar strip lines have both their signal and ground lines to 
be of same width. Each line is 900µm long. The spacing between the signal and ground 
lines varies as 4, 6, 8 and 10µm for each value of width. It can be concluded from the 
figure that the characteristic impedance of the line is higher for smaller line widths and 
for a particular width, the characteristic impedance increases with increase in spacing 
between the signal and ground line. The reasons for the above mentioned characteristic 
can be outlined as follows.  The line inductance decreases logarithmically with line 
width [30] whereas the line capacitance increases linearly with line width because of a 
linear increase in the area component. Hence the characteristic impedance decreases  
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Fig. 5.5. Simulated characteristic impedance of coplanar strip lines with  
width W = 4, 10, 20µm and each with spacing S = 4, 6, 8, 10µm. 
with line width. For a constant width when the spacing increases between the lines the 
fringe capacitance decreases and the line inductance increases because now more flux is 
contained between the signal and ground line. This results in an increase in the 
characteristic impedance of the line. 
The following equations [30] can justify the above reasons cited 
 






+−+= fWSL
7ln.13.0)ln(.15.0)ln(.03.06.0  5.20) 
The inductance ( L in nH/mm) is mainly a function of line width ( W in µm) and 
frequency ( f in GHz for 100MHz< f <7GHz). The spacing dependence to the adjacent  
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ground line is so small that it can almost be ignored ( S in µm). At frequencies between 
7GHz and 20GHz, the frequency dependence is even weaker and the above equation  
reduces to  
 )ln(.15.0)ln(.03.06.0 WSL −+=  (5.21) 
Fig. 5.6 shows the line loss,  in dB/mm for coplanar strip lines of different 
widths and spacing. A narrow width line with narrow spacing has higher series 
resistance and hence higher loss as compared to a wider line. From Fig. 5.6 it is seen that 
at higher frequencies the above reasoning does not hold good. A wide line has more loss 
than a narrow line; this can be attributed to the high frequency shunt loss through the 
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substrate because of more field lines coupling into the substrate [30]. In the case of lines 
whose widths and spacing are comparable to the oxide thickness the field lines can 
easily couple to the substrate and mostly contribute to loss at high frequencies. The 
coplanar strip line with W=4µm and S=10µm was chosen for the design of the 
distributed LNA because of its high characteristic impedance. 
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CHAPTER VI 
DISTRIBUTED AMPLIFIER AS A BROADBAND LOW NOISE 
AMPLIFIER 
 
6.1. Distributed Low Noise Amplifier Characteristics 
The possibility of using a distributed amplifier for the design of a broadband 
LNA has been explored. A typical LNA has the following characteristics: 
(a) High gain 
(b) Low noise 
(c) Good input impedance matching 
(d) Good Linearity 
Input
Lg
Ld Ld
LgLg/2
Ld/2
M1 M2 M3 M4
Lg/2
Output
Ld/2
M5
Ld Ld
Lg LgZ s
Z LZTd
ZTg
Fig. 6.1. A five stage distributed amplifier 
Besides the above, it should be broadband in nature and operate at higher 
frequencies. Fig. 6.1 shows a 5-stage (section) distributed amplifier with nmos 
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transistors. Assuming the transmission lines to be lossless, the MOS transistors are 
modeled as a gate source capacitance, drain source capacitance and a transconductance. 
Since the transmission lines are periodically loaded with the MOS devices, these 
capacitances can be assumed to be uniformly distributed across the length of a unit cell 
transmission line i.e. gsC of each transistor across a gate line length of gl , from 2
gl
−  to 
2
gl+  and dsC of each transistor across a drain line length of dl , from 2
dl
−  to 
2
dl+ , for 
each section. If the intrinsic gate and drain lines have their distributed parameters given 
by gdd LCL ,, and gC then the propagation constant and the characteristic impedance of 
the loaded lines is given by [13]: 
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for the gate line and 
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for the drain line respectively. 
 
6.1.1. Gain of the Distributed Amplifier 
The current generated due to the transconductance can be assumed to be spread 
across each segment of the line. Under perfect matching conditions both the lines are 
terminated by their characteristic impedances i.e.  
 
T
g
C
gS ZZZ ==  (6.5) 
and  
 
T
d
C
dL ZZZ ==  (6.6) 
Assuming phase synchronization on each of the lines we have 
 θβββ === lll ddgg  (6.7) 
Again from [13] the voltage gain is given by      
 θjN
C
dm
v e
ZNgA −−=
2
 
(6.8) 
where N is the number of stages or sections in the amplifier. With the increase in the 
number of sections in a distributed amplifier the gain increases linearly but so long as the 
conditions of uniform loading is valid. The power gain of the distributed amplifier 
(assuming lossless transmission lines) can be written as   
  
4
22 C
g
C
dm ZZgNG =  
(6.9) 
In practical implementation in silicon the transmission lines cannot be devoid of 
losses. In fact, the loaded gate and drain lines will have gα and dα as the real part of 
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their propagation constants respectively. Although imaginary components do appear in 
the propagation constants, their contribution is negligible in the useful frequency range. 
Under phase synchronization condition of (6.7), the power gain of the amplifier is [13] 
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(6.10) 
Thus the gain does not increase monotonically with N and at a particular frequency the 
optimum value of N is given by [13]. 
Fig. 6.2 shows the variation in gain with number of stages of the distributed 
amplifier. It is seen that gain increases with N at low frequencies. For N=5 we obtain a 
higher and flatter gain performance over a large bandwidth and less peaking as 
compared to N=4 and 6. A higher gain could be obtained by a higher transconductance 
of the transistors, which under low-power constraint would imply large transistor sizes. 
A high characteristic impedance of the transmission lines can also boost the gain. Such 
high impedance could be achieved by increasing the inductance per unit-length implying 
larger spacing between signal and ground lines. However, this would introduce higher 
loss. Therefore there are trade-offs between power dissipation, gain, transmission line 
characteristic impedance and loss. 
A higher characteristic impedance transmission line with low capacitance per 
unit length could be used while obtaining the impedance matching by compensating for 
the capacitance through a larger transistor size. This seems to be a way to increase the 
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gain without sacrificing matching. But this comes with a price of lower bandwidth of 
operation. The frequency of operation of the transmission line depends on the product of  
Fig. 6.2. Variation of power gain with number of stages 
the inductance and capacitance. Since, from the above discussion a higher inductance 
and capacitance would be required; the loaded transmission line would be limited in the 
frequency of operation. 
 
6.1.2. Noise Figure of the Distributed Amplifier 
In order to design an amplifier with low noise characteristics one needs to 
identify the important noise sources in the amplifier and the key controllable 
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contributors to the overall noise figure of the amplifier. Fig. 6.3 shows the approximate 
noise model of a mos transistor. The intrinsic noise sources of the transistor shown in the 
figure are [31]: 
D
S
Rg
gsC dsC gm gsV
G
vng
2
ind
2i ng
2
gdC
 
Fig. 6.3. Approximate noise model of a MOSFET. 
(i) Drain channel noise ( 2ndi ): This is the thermal noise due to the carriers in the 
channel region. This is given by fgkTi dond ∆= γ42 where γ  is a bias dependent 
parameter, dog is the zero drain voltage conductance of the device (generally 
taken to be the transconductance of the device, mg ), k is the Boltzmann’s 
constant, T is the temperature of the carriers in the channel and f∆ is the 
noise bandwidth. 
(ii) Gate resistance noise ( 2ngV ): This is the thermal noise generated by the gate 
resistance and is given by f
L
WRkTV sqgng ∆= 3
4 ,2 , where sqgR , is the sheet 
resistance of the gate material, W is the width of the device and L is the 
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length of the channel region. The factor of three accounts for the distributed 
nature of the intrinsic gate region. The gate resistance of a MOS transistor 
affects the RF performance in three ways. First, if the gate resistance is not 
accounted for at the simulation stage of a circuit, errors would result in power 
matching the device to off-chip source impedance (e.g., 50). Second, the 
value of the gate resistance strongly influences the minimum noise figure of 
the transistor. Third, the power gain of the MOS transistor is strongly 
governed by the gate resistance. It is commonly assumed that if one uses a 
fingered structure for the gate then this noise can be fairly ignored. 
(iii) Induced gate noise ( 2ngi ): This noise is due to the thermal noise generated by 
the carriers in the channel, which capacitively couples itself onto the gate 
node as a gate current and is given by f
g
C
kTi
do
gs
ng ∆= 5
4
22
2 ωδ where δ  is the 
gate noise coefficient. 
Since the channel drain noise and the induced gate noise have the same physical origin, 
they are correlated with a correlation coefficient defined as
22
*
.
.
ndng
ndng
ii
ii
c ≡ . The long-
channel value of c is theoretically j0.4 and approaches j0.3 as the frequency of operation 
increases. 
Assuming that the losses due to the transmission lines can be ignored for 
simplicity, the only other contributors of noise are the termination resistors and the 
source. Again, the noise due to each of the transistors can be considered uncorrelated. 
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Now, assuming that the drain current source is distributed across each segment (see Fig. 
6.4 which shows the noise model for a unit section of the distributed LNA) of the 
transmission line that is the drain line is periodically driven by a noise current given by 
d
nd
l
i
. The noise voltage at the load due to the noise current source of the kth section is  
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Fig. 6.4. Noise model of a unit-section of the distributed LNA 
When the gate noise is injected into the kth section gate line at ( ) glk 1−  then the 
noise voltage due to gate noise at the load has two components [32]:  
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 74 
due to the forward propagation and 
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due to the reverse propagation respectively. 
Combining (6.12), (6.13) and (6.14) together results in the total output noise voltage due 
to the transistors in the k-th section and is given by  
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kNkM . From the discussion above we know 
that ngi and ndi are correlated with a correlation coefficient c . Hence ngi can be 
decomposed into a part which is correlated with ndi  that is ngci  and another completely 
uncorrelated that is ngui . Hence, 
 
ngcngung iii +=  (6.16) 
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Substituting the above in (6.15) the total noise power at the load due to the transistors 
ignoring the gate resistance noise is given by (6.21) as 
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where
do
m
g
g
=α . 
The output noise power due to the drain line termination impedance TdZ is given by 
 fkTPndT ∆=  (6.22) 
due to the gate line termination impedance is given by 
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(6.23) 
and that due to the source resistance is given by 
 fkTPnS ∆=  (6.24) 
Hence from the definition of noise figure we have the noise figure of an N stage 
distributed amplifier given by 
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where G is given by (6.9). 
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Equation (6.26) can be further simplified by assuming large values of N. In that case  
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and hence 
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Ignoring the second and third term in (6.26) for large N the noise figure expression for 
the distributed amplifier with real transmission lines is given by 
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The second term in (6.28) is not included in (6.29) because this term after substitution in 
(6.26) results in a term which is 2|| c times the second term in (6.29). Since the value of 
|c| is small and less than 1, |c|2 is even smaller than 1 and hence the term can be ignored 
as compared to the second term in (6.29). This essentially removes the correlation 
between the gate and drain noise current sources. There exists an optimum value of 
C
gNZ  for minimum noise figure at a particular frequency and is given by 
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and the minimum noise figure is given by 
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Since CgZ is close to 50 ohms for input matching the only variable to optimize noise 
figure is N i.e. the number of stages or sections. It is shown next as to how noise figure 
varies with N. Fig. 6.5 shows this variation.  
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Fig. 6.5. Variation of noise figure with number of stages. 
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The noise figure is high at both low and high frequencies while remaining flat in 
between. This is because of the sinc function in (6.29), which dominates at low 
frequencies between dc and the first null. With increase in frequency the third term in 
(6.29) increases proportionally to 2ω . The noise figure further degrades at high 
frequencies due to gain reduction. From the figure it is evident that at a particular 
frequency e.g. 17 GHz the minimum noise figure is obtained for a particular N i.e. 
4.Noise figure for N=4 decreases at around 22GHz due to the gain peaking as seen in 
Fig. 6.2. 
 
6.1.3. Input Impedance Matching 
A good input matching is provided by having the impedance of the loaded 
transmission line (gate and drain) equal to the terminating impedance of the line which is 
generally 50 ohms. It implies that condition (6.5) and (6.6) are to be satisfied. This 
demands proper modeling of the transmission lines with EM simulators like HFSS, IE3D 
or Sonnet. In this case the transmission lines were simulated with IE3D. On loading the 
impedance will change and hence the transmission lines are over designed for their 
characteristic impedances so that they can compensate the loading in order to match a 
termination of 50 ohms. 
 
6.1.4. Linearity  
Intercept and 1-dB compression point are two common measure of linearity, but 
they are by no means the only ones. Many others exist and, in fact, more could be 
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defined. Two other measure of linearity that are common in wide-band systems handling 
many signals simultaneously are called composite triple-order beat (CTB) and 
composite second order beat (CSO) [33]. In these tests of linearity, N signals of voltage 
iv  are applied to the circuit equally spaced in frequency. Taking three of these signals, 
the third order non-linearity is given by (6.32) 
 ( ) 3332313321 xxxxxx ++=++  (HD3)  
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 3216 xxx+  (TB) (6.32) 
The cubic terms constitute the HD3, the last term causes what is called the CTB, 
in that it creates terms at frequencies 321 ωωω ±±  where 321 ωωω << . Note that except 
for the case where all three are added ( 321 ωωω ++ ) these tones can fall into any of the 
channels being used and many will fall into the same channel. In fact the triple-beat 
(TB) products are more critical than IM3 products in a wideband system. It can be 
shown that the maximum number of terms will fall on the tone at the middle of the band. 
With N tones, it can be shown that the number of tones falling there will be equal 
to 2
8
3 N . The voltage of these tones is twice that of the IP3 tones. From [33] the TB, CTB 
and CSO are given by  
 ( ) 63)( 33 +−−= sIPIP PPPdBmTB  (6.33) 
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 ( ) ( )[ ]BsIPIPs NPPPPdBCSO log102)( 22 +−−−=  (6.35) 
where sP is the power level of each fundamental tone, 3IPP is the IP3 power level of the 
given circuit, 2IPP  is the IP2 power level of the given circuit and BN is the number of 
second order beats above any given carrier. 
 
6.1.5. Stability  
A microwave amplifier is unconditionally stable [34] for passive source and load 
termination if 
 1|| 11 <S  (6.36) 
 1|| 22 <S  (6.37) 
 1>K  (6.38) 
The stability factor K is an important measure of stability and is given by 
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||||||1
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2
22
2
11
SS
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K
−+−−
=  
(6.39) 
The above conditions are necessary and sufficient conditions for unconditional stability. 
If any of the above conditions are not satisfied the circuit can be unstable. The peaking 
in Fig. 6.2 can be attributed to one of these reasons. Fig 6.6 shows the stability factor 
simulation for the 5-stage distributed LNA. The simulation method is explained in the 
next section. The stability factor is less than 1 between 19GHz and 25GHz. The LNA is 
potentially unstable in this region of frequencies. 
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6.2. Layout and Simulation Results 
Fig. 6.7 shows the layout of the 5-stage distributed amplifier. For the design of this 
circuit the coplanar strip line of width W=4µm and S=10µm was used. This has 
characteristic impedance close to 155. For a gain of 10dB (3.163V/V) with a 5 stage 
distributed LNA the transconductance required can be calculated from equation (6.8) 
 
Fig. 6.6. Stability factor (K–factor) of the 5-stage distributed LNA 
resulting in VmAgm /3.25)2/50(5
163.3
=
×
= . It is to be remembered that the characteristic 
impedance of the loaded lines (here it is assumed to be 50 under condition of perfect 
termination) is used in calculations as this is the impedance that the drain current of each 
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transistor would see. The circuit includes 5 NMOS transistors (W = 65 µm and L = 0.18 
µm) each comprising of 26 fingers. A large number of fingers were used to minimize the 
effect of distributed gate resistance. The value of the distributed gate resistance for a 26 
fingered transistor is 4.16. The transmission lines used are coplanar strip-lines with a 
total length of 4.5mm. The drain and gate lines were terminated with 50. The drain line 
was biased at 1.2V whereas the gate line was biased at 900mV. Layout considerations 
include sufficient spacing (>50µm) between the gate and drain lines to avoid coupling 
 
Fig. 6.7. Layout of the 5-stage distributed amplifier 
 
 
 
Fig. 6.8. Chip micrograph of the 5-stage distributed amplifier 
between each other. The pads are each 100µm by 100µm in dimension. The center to 
center distance between the ground-signal-ground pads is 150µm. Fig. 6.8 shows the 
chip micrograph of the 5-stage distributed amplifier in 0.18µm CMOS process. 
G S G 
Transistor (W=65µm, L =0.18µm) 
G S G 
Gate Line (W = 4µm, S =10µm, l = 4.5mm) 
Drain Line (W = 4µm, S =10µm, l = 4.5mm) 
Drain Bias = 1.2V 
Gate Bias = 0.9V 
Distributed Amplifier 
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The simulations were performed using the Spectre circuit simulator in Cadence. 
The s-parameter files for the transmission lines generated by IE3D (electromagnetic 
simulator) were used in the N-port component of Spectre for the transmission lines. N-
port can incorporate models described by a file of s-parameters. But since s-parameters 
data are in frequency domain, transient simulations could not be performed. 
 
Fig. 6.9. S11 and S22 simulation results 
Fig. 6.9 shows the simulation results for S11 and S22 of the distributed amplifier.  
The input return loss (S11) and the output return loss (S22) are within acceptable range 
till 18GHz. 
Table 6.1 summarizes the simulations result of the distributed amplifier. From  
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the above simulation results it can be seen that a distributed amplifier has the potential of 
being used as a low noise amplifier with moderate gain at high frequencies over a large 
bandwidth. 
Table 6.1. Performance summary of the distributed amplifier 
Parameter Value 
Power Gain (S21) 9.5 dB ± 1 dB (0.5GHz - 22 GHz) 
Unity Gain Bandwidth 25 GHz 
Input Return Loss (S11) < -8 dB (0.5GHz – 19GHz) 
Output Return Loss (S22) < -8 dB  (0.5GHz – 19GHz) 
Noise Figure <6.5 dB (6 GHz – 22 GHz) 
Power Dissipation 54 mW 
 
6.3. Conclusions 
The design of transmission lines on a lossy silicon substrate has been explored. 
Design considerations for the design of a distributed amplifier as a low-noise front-end 
were outlined and discussed. Noise analysis of the distributed amplifier with real 
transmission lines was introduced. The analysis for gain and noise figure was verified 
with simulation results from a 5-stage distributed amplifier in a 0.18µm CMOS process. 
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